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Abstract
This report presents the results of a comprehensive
study of the performance of Viterbi--decoded convolutional
codes in the presence of nonideal carrier tracking and t:Lt
synchronization. A constraint length 7, rate 1/3-convolut-
ional code and parameters suitable for the Space Shuttle
coded communications links are used. Mathematical models
are developed and theoretical and simulation results are
obtained to determine the tracking and acquisition perfor-
mance of the system. Pseudorandom sequence spread spectrum
techniques are also considered to minimize potential degradat-
ion caused by multipath.
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1.0
	
Introduction
The Coded Spread Spectrum Digital Transmission System
Design Study represents a comprehensive investigation of the
system whose functional block diagram is given in Figure 1.1.
This system was initially defined in Ref 1.1 based on the
Space Shuttle mission configuration.
The emphasis of this study has been on determining
the impact of practical bit synchronizer and carrier tracking
loops on the performance of the coded transmission system.
Mathematical models have been developed for each loop and
programmed to obtain extensive performance simulation for
both the tracking and acquisition modes.
This report, just as the study whose results it
presents, is organized from the user trutward. Section 2
briefly summarizes the existing implementation of a
convolutional encoder--Viterbi decoder for a X = 7, rate 1/3
code and considers its error performance with ideal de- 3
modulation and tracking. Section 3 treats the design,
implementation, and impact on decoder performance of a
prac ^ Acal bit synchronizer for the Bich--L binary PSK
modulation used. in addition to tracking simulations to
determi.ne. the degradation in decoded bit error probability,
Soft Decision	 Viterbi
Bit	 Decoder	 DEMU
Synchronizer	 I-',=7, R=1/3
.
..	
}.-.., ..t..	 s	 r;^	 a	 r1	 e	 r
^Spread —i 	 BPSK	 Convolutional"
Transmitter	 Spectrum	 Modulator	 Encoder	 Mux	 Input voice,
Modulator	 (BIB► -L)T	 K=7, R=1/3	 Data, Commands
1
}j
considerable attention and simulations 	 are devoted, to
synchronizer loop acquisition performance.	 Section 4
incorporates the effects of the carrier tracking loop.
Both Costas and decision-directed loops are considered,
with considerable performance improvement demonstrated by
the latter.
	
Simulation results are obtained for decoder
r
performance degradation due to the combination of bit
synchronizer and carrier tracking loops, as well as for the
joint acquisition behavior of both loops.
• Spread spectrum modulation and demodulation is
tl
treated in Section S. 	 The original emphasis on spread
spectrum modulation was reduced early in the performance
..^^ of this study on the basis of a relaxation in the CC1R
guidelines on maximum power density at the earth's surface
caused by space communication transmission. As a result,
extensive design and evaluation of performance impact of
this subsystem was not undertaken, and these efforts were
partially redirected to a more extensive study of the other
loops. however, pseudorandom sequence spread spectrum
modulation provides an effective technique for greatly
reducing; the detrimental effects of multipath. Hence,
consideration. cif ,.spread spectrum techniques Vas .maintai.ned
as part of the study, but.specIfically to assess the re-
ducti.on of.multipath susceptibility rather than the
redaction in energy density at the. earth's surface. Coded
-
-3-I
y
system performance simulation was carried out with spread
spectrum modulation in the presence of multipath, and the
results are treated in Section 5.
Section 6 summarizes the results of this comprehensive
study, which is the first to thoroughly investigate the
effect of both; carrier tracking and bit synchronization
loops on convolutionally coded system performance. Conclu-
sions are drawn and recommendations made for further invest-
igation.
IREFERENCES
1.1 B. H. Batson and R. W. Moorehead, "A Digital.
Communications System for Manned Spaceflight
Applications," i.n Proceedings of the 1373 Inter-
national Conference on Communications, Seattle,
Washington, pp. 37--1 - 37-9.
2.0	 Review of Viterbi Decoding Theory, Implementation,
and Performance
Since numerous Viterbi decoders for constraint length
7 codes have been implemented by LINKABIT Corporation since
early in .1971 and they have been tested and operated on
space links since early in 1972, no effort was devoted on
this study to Viterbi decoder implementation and performance
evaluation per se.
However, for completeness, a summary of theory and
implementation is included in this section. The performance
curve given in Figure 2.4 was obtained using a channel
simulator with an actual K = 7, rate 1/3, Viterbi decoder,
the LINKABIT LV7015LR, which was developed under a company-
sponsored IR & D program. Its implementation complexity.
is summarized in Section 2.3.
.1
b
2.1	 Convolutional Coding-Viterbi Decoding
A binary convolutional coder consists of a K stage
binary shift register and v mod-2 adders. Each of the mod-2
adders is connected to certain of the shift register stages.
The pattern of connections specifies the code. Information
bits are shifted into the encoder shift register one bit at
a time. After each shaft, the outputs of the mod-2 adders
are sampled sequentially yielding the code symbol. These
code symbols are then used by the modulator to specify the
waveforms to be sent over the channel. Since v code symbols
1^^ l
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y	 ^a Figure 2.1.	 A K=3, R
	
1/2 Convolutional Encoder
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sl
states are represented by circled binary numbers correspond-
ing to the contents of the first two stages of the encoder.
The lines or "branches" joining states indicate state transi-
tions due to the input of single information bits. Dashed
and solid lines correspond to "1 1' . and "0" input information
1
bits, respectively. The trellis is drawn under the assump-
tion that the encoder is in state 00 at'time 0. If the first
9	 1
F
information bit were a 1, the encoder would go to state 10=.'%
f
and would output the code symbols 11. 	 Code symbols generated	 r
are shown adjacent to the trellis branches. 	 As an example,
the input data sequence 101 ... generates the code symbol
sequence 111000 ...	 Further interpretations of the encoder
state diagram and a discussion of "good" convolutional codes
is presented in Reference 2.1.
The binary symbols output by the encoder are used to
modulate a carrier.
	
In the case of binary PSK modt-.lation,
each code symbol results in the transmission of a pulse of
carrier at eilther of two 180 0 separated phases depending on
.whether the symbol is a zero or one..
A coherent PSK demodulator: consists. of a:filter
matched .to the pulse modulating waveform.
	
The ,output of the4
matched filter. sampled at the end: of e ch pulse ^r^i11 tend	 ..'
to be positive if a zero was .sent and ne" 4ative if a one was
-
sent,	 The sampled filter
 output may	 e hard quantized (Whey
1
only the sign is saved)., or quantized to many levelsprior to
^1.0
r b
.I
input to the decoder. 	 Hard quantization results in about
a 2 dB degradation in decoder performance compared to
infinitely fine quantization; whereas 	 8 levels of quanti-
zation is fine-enough to cause a loss of only .25 dB.
A thorough discussion of the Viterbi decoding al-
9 	 is presented by V.-Lterbi, (Reference 2.1). 	 Here,. it l	 '
will suffice to review the algorithm and elaborate on those
features and parameters which bear on decoder performance;, ^.
complexity, and power dissipation.
Referring to the code trellis diagram of Figure 2.2,
a brute-force maximum likelihood decoder would calculate
F4
the likelihood of the received data for code symbol sequences
on all paths through the trellis.
	
The path with the largest
likelihood would then be selected, and the.in .formation.bits i
corresponding to that path would form the decoder output.
a4
Unfortunately, the number of paths for an L bit. information
^
{
i;
sequence is 2L; thus, this brute force decoding quickly be-
comes impractical as L increases.
With Viterbi decoding, it is poss?b1e to greatly re-E
duce the effort required for maximum likelihood decoding by
'	 r tak ng advantage of the special structure of the code trellis. 5
i Referring to .Figure -2..2, it is clear -4hat the trellis assumes
a fixed periodic structure after trellis depth ' 3 (in general,
,
r
K) is reached.	 After this point., each of the 4 states can
L be entered .from either of two preceding states. 	 At depth 3,
for instance,, there are .8 code paths, 2 entering each state.
y

For exaidple, state 00 at level 3 has the two paths entering
it corresponding to the information sequences 000 and'100.
These paths are said to have diverged at state , 00, depth 0
and rcmerged at state 00, depth 3. Paths remerge after 2
[in general (K-1)] consecutive identical information bits.
A Viterbi decoder calculates the likelihood of each of the
2 paths entering a given state and eliminates from further
consideration the less likely path that leads to the state. 	 I
This is done for each of the 2 (K-1) states at a . given trellis
L	
depth; after each decoding operation only one path remains
leading to each.state. The decoder then proceeds one level
deeper into the trellis and repeats the process.
For the K = 3 code trellis.of Figure 2.2, there are
8 paths at depth 3.	 Decoding at depth 3 eliminates 1 path
`	 f entering each state. 	 The result is that 4. paths are left.
Going on to depth 4, the ,decoder:is,again faced with 8, paths
: Decoding again eliminates . 4 of these
 g	 paths, and so. on..	 IrIote
that in eliminating the less likely paths entering each state_,
	 is
the viterhi:decoder will not reject any path which would ha^re
been selected by the brute 'force maximum , likelihood deco.der..
The decoder as de. cribed .thii5 far never actually 'decides^,.
upon one most likely path.
	 it always retains a:set of 2 ^K 1)
paths after each decoding step. 	 Each reta:zned path is-the.most
likely plath to have entered.a given encoder state.	 However,`
it can be shown that. with high probability, the:2 	 de
coder selected paths will not be mutually disjoint very far
1
• -13--
i
t
3
n
s
tback from the present decoding depth. All of the 2(K--1)
paths tend to have a common stem which eventually branches
off to the various states. Thus, if the decoder stores
enough of the past information bit history of each of the 	 I. Y
2 t-1) paths, then the oldest bits on-any path may be used
as the decoder output. A better strategy is to output the
oldest bit on the path leading to the state that currently
has the highest likelihood.	 t
The great advantage of the Viterbi maximum likelihood	
a
decoding alaorithm is. that the number of decodina operations 	 4
2.2
	
Decoding Partitioning__- Block Diagram
Figure 2.3 shows a block diagram of a Viterbi decoder.
The decoder blocks will be described with reference to the
constraint length 7, rate 1/3 Viterbi decoder under considera-
tion. a
Each code bit tame, a 3-bit (soft) or . a 1-bit (hard)a
quantized matched filter output is input to the decoder.
The input processor correlates sets of 3,,,contiguous.quantized
matched filter outputs with each of the 8 possible code
symbols, 000, 001, ..., 111, which can appear on a rate 1/3
trellis branch. Quantized values of these 8 correlations
are inversely proportional to branch log likelihoods. These
quantized values are called branch metrics. we take the
convention that the lower the branch metric, the better the
correlation between the branch code symbols and the quantized
received data. The input processor generates 8 branch metrics
during each information, bit or branch time.
The arithmetic processor selects the most likely of
the 2 ways of entering each of the 2 	 = 64 states at a 	
.I
given level in the code trellis. At each code trellis level,
the decoder stores in the state metric memory a state metric
or measure of the likelihood of the best path entering each
of the 64 states. During each. bit time, for each of the
2{ 1) next states, the arithmetic processor adds 2 branch
metrics to , 2 predecessor state metrics ,.chooseu the.smallest 	 i
sum (best correlation) and stores that sum'as'the new state
metric of the next state.
1oti
1
r
Figure 2.3. Viterbi Decoder Functional Block Diagram
In addition to storing a state metric for each state,
the decoder path memory stores the past 32 information bits
on the best path leading to each state. it has been deter--
mined, through computer simulation and direct testing of
1	 the LINKABIT rate 1/3, K=7 LV7015LR Viterbi decoder, that a
decoder path storage of 32 bits per state path results in
negligible performance degradation (<.05 dB) compared to
infinite path lengths. After the arithmetic processor per-
forms its 2R-1 state operations each information bit time,
the 32n4 or last bit on the path corresponding to the lowest
(best) metric state is output by the decoder.
The function of the node sync and phase ambiguity
resolution circuitry is to resolve input processor node
sync and modem 1800 phase ambiguity by observing the rate
of state metric increase, if the rate of metric increase
is too rapid, the assumed node sync position is changed or
the received data is inverted to compensate for a possible
1800 phase inversion.. The input processor cycles through 6
.possible node sync phase ambiguity states (3 node sync
states for rate 1/3 and a 2 way phase ambiguity).
Since the number of decoder arithmetic operations per
bit time is 2X--1 and the metric and path memory is proportional
to 2K-1 0 ..the decoder complexity . growls . exponentially . with con-
straint length K. Even for short constraint lengths (i.e.,
i
^r
has modified and simplified the Viterbi decoding algorithm
to allow an implementation many times less complex (in num-
ber and cost of integrated circuits) than more obvious brute
force approaches. These developments have culminated in the
LV7015 series of Viterbi decoders in the 10 0 Kbps rai-ge, and
other high speed Viterbi decoders.
4
t	 j
t
z2.3	 Vi.terbi Decoder Performance and Complexity
Figure 2.4 shows the bit error rate versus energy
per bit to noise ratio, Eb/No , for the L?NKABIT LV7015LR
rate 1/3, K = 7 Viterbi decoder using 3-bit soft quantized
received data. The LV7015LR uses the code whose three
generators are 1011011, 1111001, 1100101. The decoder employs
a 32 bit path memory. The performance curve of Figure 2.4
has been confirmed by extensive simulation and testing.
The LV7015LR utilizes 60 standard TTL integrated
circuits and has a power requirement of 5.6 watts, exclusive
of power supply.
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3.0
	
	 Bit Sygchronizer Theory, Implementation and Effect
on Coded Performance
The extensive literature available on the subject
of bit synchronizers (Ref. 3.1 - 3.4 among many) deals almost
exclusively with the problem of synchronization of a bit
stream which employs NRZ .-L modulation. Practically none
of the references have addressed in any significant detail
the problem for BIO-L modulation,. This form of modulation
offers both advantages and disadvantages for acquiring and
tracking the bit or symbol timing.
The obvious advantage is that since a transition is
provided with certainty during each bit period, a greater
effective signal-to-noise ratio is guaranteed in the tracking
loop. This is particularly useful during acquisition. In 	 t
fact, with random data, the average number of transitions is
tripled. Furthermore, it avoids the problem of maintaining
synchronization when a long sequence of zeros or ones occL­,s
in the random data*.
There are, however, some potential_ disadvantages of 	 hC.
BIB-L modulation. These are, in order of importance:'
i
a)	 A given fixed timing error will degrade' B! -L some--	 [
what more than it degrad^S NRZ--L modulation; this- will be 	 {'
With rate.1/3 convolutional coding, however, a minimum
average of two :transitions in 9 bites  `can be uara itee^i b g	 g	 Y`proper code selection (see , Appendix ..II) .	 g''
-22-
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partially or completely offset by the reduction in timing
error achieved'by the Bad--L loop.
b)	 A bit synchronization loop for Bl^ -L exhibits a two-
way ambiguity, with the possibility of locking with a half
bit ti-iaiizg error. (Sec. 3.3^. This condition can be
detected and corrected. (Sec. 3,&)
C)	 The bandwidth occupancy is approximately double
that of NRZ -L.
The spectral densities of the two modulations, are
respectively (Ref.3.2)for a bit time T.
S (f) = [Sin (HfT) 1 2/ (HfT) 2 for NRZ-L
S (f) = [sin (nfT/2) ] 4/ (nfT/2) 2 for BIO-L
so that the main lobe extends over double the bandwidth
in the latter case.
Bandwidth occupancy is not Likely to be particularly
significant in this application, other than that for a fixed
predetection filter, signals with wider bandwidth will be
more susceptible to intersymbol interference effects. ... 
,I
The other two difficulties with BIO--L modulation, (a.) and
(b), will be evaluated quantitatively in Section 3.3.
{	 Vii,
S s
	
;=
i	 ?
a
lift
ii
.. Bit synchronizers are members of the class of track-
ing and synchronization systems whose performance may be
generally evaluated by the classical phase-locked loop
analysis (Refs. 3A s 3- 5) . Rey performance parameters are
a) timing error variance and its dependence on
loop gain, bandwidth, and filter (order) par-
ameters;
b) steady-state tuning errors due to doppler and
doppler.rates;
c) acquisition time and range.
In addition, bit synchronizer performance is measured by 	 t
the degradation suffered due to timing errors in the bit
error detectors whose timing is derived uy the synchronizer.
This, in facts is the most important parameter in the present
application.
While it is possible to treat this problem fairly
generally, though approximately, by making enough simplify- i
ing assumptions (Re•fs. 3.2, 3,4) a precise analysis (or simu-
lation) requires first of all the specification of the form
of the bit synchronizer timing-error detector, which is the
counterpart 'to the phase detector in carrier phase locked
3
loop tracking systems. Numerous error detectors have been.^
proposed, analyzed, and implemented for bit synchronizers 3
operating on NRZ-L data. These -include the early Sate
gate, the data--transition.tracking . loop,.the absolute value	
^.
type sychronizer, and the difference of squares loop Refs. 3 l` 3 2.;
a
To our know edge no such stud3;es or developments
have.appeared for Blc--L modulation bit s ynchronizers I 
-24-_
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Iis possible, of course, to construct parallels of each'
of the above type of error detector for BIO-L. However,
the guaranteed transition in the middle of the bit reduces
the importance of several of the techniques and provides
the opportunity for simplification. In particular,
•4
3. 1	 Bit Synchronizer Timing-Error Detectors 'for  BIO-L
Modulation: Techniques and Performance Analysxs
A general bit synchronizer block diagram is illustrated
in Figure 3.1. The loop filter may be either analog or
digital. A digital mechanization of the VCO would employ
an accumulator, a crystal oscillator clock and a timing
(phase) shifter, possibly implemented by a variable modulus
divider.
Functional block diagrams of four types of error
r	detectors, denoted A, B, C, and D, are presented in Figures
3.2 and 3.3. Types A and B differ only according to whether
or not the hard limiter is included and similarly for types
i	 C and D. In each case the upper ' (x) channel of the detector
incorporates the bit detector and its output is fed to the
A/D converter. If the bit-to-bit transitions were ignored,
and only the guaranteed center transition were used for
synchronization, then the Y gate in Figure 3.2 would include
only the interval 2 - 0 < t < 2 + A. Similarly in Figure 3.3
the lowest gate, Y 2 , could be emitted. The choice of gate
width 2A is governed by the values of input and desired loop
SNR and dynamic range. The narrower the gate, the higher
the Loop SNR for a given input noise level, however a
narrow gate produces an error detector characteristic which
F.11
'• 	 1)
Symbol Soft Decisions
I
'k
saturates beyond small timing errors. These observations
will presently be substantiated quantitatively. t
Gates at the bit edges will contribute constructively
to the timing error measurement only half the time on the
4.
V
average.	 In the type A error detector t the edge gate
outputs are used during each bit period; thus noise alone - 	 f
is introduced half the time. 	 In the type C detector, the
Y2 gate output is used only when a bit transition is detected
t(by comparing two successive bit decisions out of the X
4
channel).	 Hence type C should operate better than type A at r
s.
high input SNR where the bit decisions are reliable.	 On
a
the other hand, at SNR below OdB the unreliable bit decisions
may render the advantage negligible. 	 In any case, since the is
edge gate detector outputs may be less reliable than the mid--
bit gate outputs, it is reasonable to weigh the former less
heavily than the latter.	 This is shown in Figures 3.2 and
3.3 by scaling the edge gate reference waveforms by a constant E
a (O < a 
Since the bit detector X is soft quantized to
[I
8 levels (for decoding purposes), it is reasonable to
i
consider using soft quantized rather than. hard. quantized
outputs of the X channel in combining with the Y channel.
gates.	 An argi ment . for this ,.might be- that if the.
	magnitude
of the X channel output is small,
	
, there is. less ,.confi:dence. ^I
in its rel ability .	 Hence	 t: may be reasonable to w^^,gh the Y }.
i
r
rya
---
­28— ^+
w
a,
gate outputs less i.xL this situation. 	 This can be done by
simply eliminating the ha3 ,.d limiters in both configurations.
Thus types B and D error detectors are the same as types A
'^	 }and C, respectively, with soft decisions at the y outputs
substituted for hard.	 It is also worth noting that when
soft decisions are used, the advantage of type C over type A ,.	 1
q,V ^~^
may not carry over to the comparison of types D and B.
f
It appears, however, that the performance difference between
hard and soft quantization is sufficiently small in this
application that the additional, complexity may not be
warranted.
	 .. -
Bit synchronizers employing type A and B timing-error"
detectors can be analyzed exactly for first-order loops
and with a slight approximation (Ref. 3.5), the results apply
also to second-order loops. 	 This analysis is carried out
in Appendix I. (For type B the quantization of the X channel
is taken to be infinitely fine).	 The result in both cases
can be summarized as follows.	 For a bit time T, loop
bandwidth BL , bit (or symbol) energy-to-noise density,",
RINo r gate half-width* . - d = &T and bit-edge gate amplitude a
(see Figure 3.2) , the steady-state timing-error probability
density function is
in some of the :NRZ-L bit svr. chronazer 3-iterature. (Refs 3. 4
S,q . _) +-i;¢ }-r^rm rri nr^ncr •i q ii r3 'wlth. W	 2c , at. tha 'bj t edge	 ,
st
1	 7e('c}	 =	 exp	 [-f(T)I/h (T) 	 -1/2 { T - < 1/2
gg
12	 -°	 --
.»	
{exp	 [--f (X) } /h (x) }dx +'aft
•
k
-
•	 -
where T is the relative timing error (as a fraction of a bit),
1t
4
Y E/No 	 T r(	 )
JO2 B T $ (1+a )
•	 where
4
for Type A'
2E/N0 for Type B t
I_
and g (T) and h(T) are respectively the normalized mean and
variance of the timing--error - detector output.	 These differ,
of course, depending on the type of detector' s and the
parameters S, ar and E/No .	 The function g(T) is plotted in
Figure 3.4 for Type A detectors for E/N o = -5 dB, 0 dB and
-5 dB and S = 1/8,
	 g (T) is sometimes called the error (or e.
phase) detector characteristic or 5-curve. 	 The smaller S.
C
the larger its slope at T = 0, and hence the loop gain in
4	 this region; however, the detection. characteristic saturates
beyond S.^
This analysis shows that the Type B loop modelled without
quantization	 is inferior to Type A loops at lour STIR; this
somewhat surprising conclusion is explained by recognizing
that, while : a linear measure '.a bitter . for:. small values' of. X,,
some saturation should be provided Eor. high values. 	 Thus a
soft limiter (or A/D converter) appe =?rs to` be the,. optimum.
noi?l nearity. for the X ch.annelf while the analysis assumed (i
a perfectly linear measurement' . of»
-	 0
-	 r
loom
w
Also of considerable importance in bit synchronizer
operation is the possible ambiguity at timing errors equal
to half a bit time (T = + 1/2). As can be seen in Figure 3.4
g(T) has a positive slope at -r = + 1/2 as well as at T = 0.
Thus there is a stable (ambiguous) lock-point at a half-bit
error. Resolution of this two-way ambiguity, and implementation
of a half-bit shift when the wrong lock point has been
achieved, requires separate detection (using the bit detector, X
$ output or possibly the decoder metric) and will be discussed
in Section	 3.6.	 The shape of the normalized variance h('[) 
r	 f
will depend less strongly on T, especially at lots E/N o ratios.
-
fi The probability density function of the relative
timing error v(T), as given by eq.	 (3.1)	 is plotted in
y Figure 3.5 for Type A loops at E/No = -5 dB, 0 dB, and
II +5 dB, 6 = 1/8, and a = 1/2.
	 The Most important result
` is, of course, the resulting bit Error probability with
the bit synchronizer loops used. For encoded operation,
. 	 ^	 .Y
^ ^.
lF•b ^ ^
' R. T
B•T^ x^3
L
to 1
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It appears from the results of Figure 3.6
that a loop bandwidth'* of BL = 108 Hz (BLT = 5 x l0-4 ) will
maintain the tracking error due to noise sufficiently small
that the bit error probability curve is within 0.2 dB of
ideal. Thus there appears to be no reason to use a loop
bandwidth which is much smaller than 100 Hz.
	 This is
a
iirk
encouraging because it enhances the loop's capability to
acquire and track doppler rates, as will be-discussed in
Section 3.5.	 Of course =
 these conclusions are based on
uncoded operation only.
	 Coded operation is treated in
Section 3.6.
Types C and D loops could be analyzed using tech-
niques similar to those employed by Simon
	
(Ref.	 3.3)
wbo analyzed a NRZ-L synchronizer employing an edge gate
similar to. Y2 of Figure 3.3.	 However, it appears that
dependancies among successive bits may require some minor
simplifying assumption to obtain analytical results.
Further confidence in these results was obtained
by simulation of loops with both Type A and Type B loops.
In addition, the simulations afford 	 the capability to
assess the effects of :'_
(a)	 quantization by the input A/D converter,
Loop bandwidth values are based on a bit rate of 216 Kbps:
-35- '-	 -
1
1(b) performance of a, convolutionally coded system
employing rate 1/3, F. = 7, Viterbi decoding*,
(c) acquisition performance with a fixed doppler offset.
The results of the simulations are discussed in
Section 3-4-
3.2	 Functional Design of a Bit Synchronizer
The various timing-error detectors and the corresponding
bit synchronizer loops, discussed and analyzed in the last
section, suggest the possibility of a flexible functional
design which can accomodate essentially all the types'of,
a
BIO-L timing--error detectors considered, and even timing-
error detectors for NRZ•-L modulation.
	 Figure	 3.7 gives the
functional block diagram of such a flexible or multi-mode
bit synchronizer.
The key to a flexible, yet cost-effective, design is
r
to recognize that the basic building block of all bit
synchronizers under consideration is the gate pulse half-
width A (Figure 3.2 and '3.3).
	
This suggests an integrate- 4
and-dump (I & D) circuit with integration time A. 	 If, in
addition, A is made equal to l/n-th of the bit time, where
n is an even integer, then the bit detector output consists
merely of the sum of the first n/2 I & D outputs minus the
sum of the last n/2 outputs over one bit time. 	 All gate
options (Y, Yl, and Y2 ) of all 4 types of error detectors
y
of Figure .3.2 and
	
3.3 can be obtained as the sum and difference
of some subset of the I & D samples. 	 In addition, even an t
NRZ-L mechanization is possible with a ppropriate combinations I
of the I & D samples. ?`
i
•
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Figure 3.7 .Functional Block Diagram of
Walti-Mode Bit Synchronizatibn-nroop
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A
	
1
The functional block diagram of Figure 3.7 demonstrates
these capabilities. For the sake of a specific example, A
is taken to be one-eighth of a bit time.* After the A/D
converter up to three accumulators will be employed (Types
A and B require only 2). The first accumulator ACC  is the
bit detector in each case. The second accumulator ACC2
implements the mid--bit gate and the edge gate in types A and
B. The third accumulator ACC  implements the edge gate in
types C and D error detectors and requires a membory over
one bit time, which can be implemented using a single 5-bit
register. The arithmetic section then combines the outputs
of the accumulators under the control of logic controlled
by ACC, and a possible mode-select switch which can select
among the various types of bit synchronizers. The table
in the left corner of Figure 3.7 indicates the operations
of each accumulator and the arithmetic section for Tl q = 8..
Modification for other even integer values of T/A is obvious.
Multiplication (for types B and D) can best be performed
using a read-only . memory ROM. , The loop filter can be either
digital, employing an accumulator and a scaler, for a second
order loop, or analog-. The VCO can also be either digital,
employing an accumulator and a crystal-controlled clock, or
One interesting possibility merits consideration,
given that the bit synchronizer will be employed
with a decoder. Especially at very low input SNR the symbol
error probability will be very high and the resulting
error detector outputs will tend to be very noisy. It is
then possible to utilize amore reliable decision by using
the decoder output. To assess the value of this appraoch,
note that at E/No -2dB, the uncoded bit error rate is .13
while with coding this reduces to 3 x 10 -4 . Even at the
extremely low value of E/N o = -5 dB, coding improves the error
probability slightly. To use the bit decisions out of the
decoder in place of the output of ACCT is relatively
straightforward. All that is required is a rate 1/3
convolutional encoder which converts the bit decisions back
into symbols, .which are input to the logic section in place
of the output of ACC T . However, the decoder introduces a
delay of about 30 bit times or 90 symbol. times. This
delay of itself may hamper the loop acquisition.
More serious is the fact that the outputs of the ac-
cumulators' (ACC2
 and ACC3) would have . to be delayed by
an equivalent time; this would require a memory of 9q
symbols (which, assuming 5 bits of quantization per symbol)
would require storage of 450 bi-- . for each. aacumulator'.
An alternative, which avoids both delay and storage,'is
to use the state corresponding to the largest metric at the
given time as an input to the encoder. This will be more
likely to be in error than the delayed bit decision
., but it
n40-
twill still be far better than the noisy symbol decision out
of ACCT . The metric itself can also be used in a.soft
r
decision mode (as in types g and D error detectors). The
problem of possible burst errors out of the decoder is
not expected to be more serious than the potential delay
with dacoded bit decisions. This approach was not pursued }
in detail because of the positive simulation results (Section	 1
3.4) without this decoder-aided feature.
4- 1-
3.3
	 Loop Parameters and Tracking and Acquisition Analysis
I
In this section, the degradation due to doppler
offsets and rates is*
	
analyzed.	 These effects re-
quire, of course, the use of a second order loop. Thus,
it is necessary first to establish the appropriate para-
meters of the loop filter in terms of the loop gain and
bandwidth. This filter may be assumed to employ a nearly
perfect integrator; if a digital mechanization is used,
the integrator is replaced by an accumulator which is
indeed perfect. Without the loop filter the bandwidth
(of a first order loop) is (Ref. 3.51
BL = (AK) /4 Hz
i^-
As a reasonable compromise between stability and speed of
k
response let 9 = l/`F2 = .707 ". Then the scale Factor is
. AX/2
•	 i
As a result, for a second order loop,
a
•	 L "r 	h
BL _	 (3/8) AK
tiil
F
.g1
1
Potentially, the most detrimental effect is that
.
of doppler rate. 	 Based on	 linear loop theory, the steady- {
P	 F state error due to a doppler rate R is given by (Ref. 	 3.5)•
- R	 9	 R
_ss	 OAK	 32	 $ 2
L
•
If R is given in Hz/sec and B L in Hz, then the dimensions
1
of	 'ss are in fractions of a bit time (or'^	 T is in seconds).ss
t According to one study (Ref. 3.A) 	 the worst ex--
; E pected doppler rate is 4.1 HHz/se c and the doppler offset
is 55 KHz at the carrier frequency of 2.2 GHz.	 At a bit
0.4	 /sec raterate of 216 Kbps, these reduce to 	 Hzand
1
5.5 Hz offset (Ref.3^ 4) . 	 Then the steady state error for	 V11
a second order.loop is
.,
2	
s .
ass 	
O.Zl/BL	ymbof:tames
f	 ,
_ ,»
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For loop bandwidth BL
 > 100 Hz this is entirely negligible.
Bven nonlinear effects are not expected to modify this
conclusion substantially.
Doppler .offSet causes no bias in a second order
loop with an ideal integrator in'the loop filter. On the
T:
ether hand, the acquisition time depends on the square of
the initial offset. It has been shown (Ref.3.5) that in 	
^r
the absence of noise for a second order pha-a-locked loop,
the acquisition time for any initial offset of Qf Hs is
t
	
4
approximately
1scribed in Sections 3.3 and 3.4. The results of these simula-
tions are described in Section 3.15
i3.+1 Uncoded and Coded Bit Error Probability Performance
Simulation
The system described in Section 3.3 was simulated on
the LINKABIT computer facility. Most of the simulations were
carried out with a Type A tinting--error detector with mid-bit 	 3
gate half--width A = 1/8 and no edge detector. A second order'
loop was used throughout with several choices of loop band -
width.
The bit error probabilities were measured for both
encoded and coded operation. The latter utilizes previously
developed software for the rate 1/3, K = 7, Viterbi decoder.
Each simulation run was sufficiently long to record at
,y least a thousand errors for uncoded operation and on the
order of one hundred error events 'several hundred bit errors)
for coded	 Results for	 indicateoperation.
	
inzcoded operation
1+
that the simulation results are nearly the same as the
lis
theoretical results.
	
Thus it appears from Figure 3.8 that
Id;
l a choice of BLT = 5 x 10-
	
is sufficient to achieve a a
performance within 0.5 dB of that of the ideal-time reference
case. r•;
As already noted in Section 3.3, the only reliable
method of.evaluatin `.the degradation due to bit synchronizer
..inaccuracy in coded " operation is by simulation. 	 The results
1
shown in Figure 3.9 indicate that synchronizer tracking
4ry
t=
inaccuracies, resultin	 from use of wider lon	 bandwidthsg	 p	 ^ •,,
cause much more significant degradation in coded that in
i, ^= un oiled:.operation.particularly at the lower .. error probabilities.:
a^
f
lU
^ •r^
ri
P4
f
i51
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] i1
i
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i^	
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i
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3.5 Acquisition Simulation
As noted in Section 3.3, there are no theoretical
results available for predicting acquisition time at very
low SNR's.	 Thus, the basic simulation program for determining
bit error rates was modified to introduce a frequency offset
(timing-errcr ramp) in the noisy incoming signal. 	 Results
are shown in Table 3.1.	 These results indicate that at rit.
the threshold value of symbol E/No = - 5 dB acquisition times
I
became excessively long for offsets equal to or greater than
the loop bandwidth. 	 However, it was found that by using a
wader loop bandwidth during acquisition (about an order of
magnitude above the tracking bandwidth) the situation was
i5
markedly improved.	 As can be seen for the first entry in
Table 3.1, with a loop bandwidth equal to 8 times the expected
maximum frequency offset; i.e. B L 	 = 4 x 10	 for
(Af)T = 5 x 104 (BL = 864 Hz for Af =-,108 Hz, with symbol
rate 216 Kbps) the loop locks in a mean • r-ime of about 0:08
sec.
IY	 ran-
The second entry in Table 3.1 deals with a strategy
of stepping the VC4 over the region of uncertainty in 8
equal steps, using the same loop bandwidth as for a single
step.	 Thus the maximum frequency uncertainty per step is
13.5 Hz.
	
The total acquisition.time_with this strategy.is.
about 8 times t..he single step time of . Table ... 3.1	 i.e., about i
0.06 seconds
-49—
Symbol Af BL
No. of
Steps TACQ TACQ Standard Number:
E/N in (Af)T ill BIT Required Mean Deviation of
in dB:: Hz Hz in Search in Seconds in Seconds Runs
-5 108 5 X 10-4 864 4 X 10-3 1 0793 .0688 12
-5 13.5 6.25 k 10-5 864 4 X 10-3 6 .00784 .00206 8
216 10-3 864 4 X 10-3 1 .00634 1
36 216 10 3 864 4 X 10 3 1 .00218 1
Acquisition. time (in symbol times) = number of symbol times from the
start of acquisition until the first of 2 12 4096 consecutive symbol i
times during which the magnitude of the error is less than 1/8 symbol
tinie .
:Table 3.1 .	 Bit Taming Acquisition Simulation Data for a 216 kbpsy Channel Data Rate.
4'
A
1
•
y,
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In Section 4.3 it is shown -that the carrier tracking
i
i
j
°
loop VCO must be stepped over the region of carrier
frequency uncertainty to acquire lock within a. reasonable
amount of time.
	
Since Table 3.1 shows that the total bit i
timing acquisition time is approximately the same for the  ^,
single or 8 step acquisition strategies, the problem of
simultaneously	 stepping the carrier tracking and the
bit timing VCO's is'avoided by using the single step bit t
timing acquisition strategy in the combined carrier s
r	 ! tracking and bit timing acquisition strategies.{
3
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t
t
•
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3.6	 AmbiquityrLock Detection, False sock, and Bit Slipping Rate
As is graphically evident from the tinning-error gate
M
characteristic curve of Figure 3.6 a Bl^-L bit synchronizer
has a stable lock paint at the half-bit error point. 	 This
f
follows from the fact that the characteristic curve has a
positive slope at timing errors of ± 0.5 of a bit time.
This positive slope, smaller than that at zero-error, never-
theless will tend to force the loop to a stable lock at.this
r
5
point, whenever ,. the timing error magnitude is greater than .. i	 .
about 0.3 of one bit time. 	 Of course, noise may easily force
a,
the loop out of this point and onto a stable lock at a bit y
period.	 But to guarantee that this two-way ambiguity will 4
be avoided, an auxiliary device must be employed to detect
S
the half-bit lock condition.
Fortunately, the same dr:vice which detects this con-
dition can also be used to determine the correct locked con- 'E
dition.	 This can be accomplished by accumulating magnitudes
(With sign deleted) of the bit detector outputs over a long s
enough period.	 This can best be done by accumulating
the	 3---bit soft decision outputs in an accumulator.
When the loop is locked at the bit. period the
acctamulated . va.lue is-proportional to. the symbol ever JY"
1 •,^
to-noise ratio times.the number of symbol times accumulated,
:.
nn
Y
1
When the loop is out of lock it will be much smaller.
t
It is shown in Appendix III that the difference between
the mean accumulated value over N symbols, when the loop
is in Lock and when it is oup of lock is approximately 4
ML -M0NS N for E S/No << l `.
0
while the variance in. either case is approximately 1.
( VL	 Vo 
_l -
	 N
where the variance of the additive Gaussian noise is nor-	 .
malized to unity., With a threshold test to decide between the
s
;:	 r lock and out--of-lock conditions, the detectability is approximately
3F
2(ML_ o )	 2/u	 2N2E5
D =
VO
Thus at E /No	-5 ` dB with ` N = 10 r 000	 ( . 05 sec. at the codeds
^s.
data rate)., we have
10 log10 D ^ 3s dB
j The, false alarm and detecta.on probab^li ties depend f of
courser on the locatlo' n of thresholds and the acquis	 -Jon,.':
strategy,	 Horrtctirer r wx ., h' such a high . detectability:t there '17}
i 71
appears '' to be..no :dif iaultlr
^	
11
a	 _	 Y
•	 r
When the loop is locked to the mid-bit point and	 {
random data is being received, then the average value
accumulated will be measurably" less than.that accumulated 	 t
at the correct lock point, for the magnitude of the
detector output will be proportional to the symbol energy
whenever a transition occurs, but it will contain no
a
signal energy (and respond only to noise) when a transition
does not occur. For random data only half the inter--bit
transitions occur.' If only one-tenth the bits are ones 	 }
U
11
P,
(or zeros), then nine--tenths of the transitions occur.
Lock detection and ambiguity elimination can be accom-
plished by accumulating the difference between two bit detec--
tars (displaced by a half-bit from each other) and comparing
this difference with sufficiently high positive and negative
thresholds.	 If, during acquisition, either threshold is
s
crossed, a lock condition is declared (and the VCO stops
searching).	 Depending. on which threshold is crossed, one
or the other bit detector is chosen for the correct position.
k
j
During tracking, the accumulator continues to be t',
updated; however, it is prevented from overflowing.	 As'
long as the bit synchronizer remains locked, the.accumulator.^
will stay near this boundary most of the time,
	
I  the ac- ;
cumulator. should decrease.to
 zero, loss of lock is . declared s	 '`'
and.search resumed.
r54
_ r
sS
When the bit synchronizer is operating on convolution-
ally coded data, the decoder can perform these functions more
effectively than the bit synchronizer components. First of
all, proper design of the code (Appendix II) can guarantee
that the relative frequency of either ones or zeros is at
least equal to 2/9. More important, the rate 1/3 Viterbi
decoder normally must resolve a three-way ambiguity for
bit (or branch) synchronization. Adding to this the two--
way half--bit ambiguity will require the decoder to resolve
a six--way rather than a three-way.ambiguity. However, exactly
the same technique can be used 7 which is based on frequency
++	 E
i
Y	 I
I	 ^'
i
error point, or even slip a full bit. This event is exceed-
ingly rare for loop parameter values of interest. For a
phase--locked loop it can be shown (Reference 3.5) that the
inverse mean cycle slip time (or average number of cycles
slipped per unit time) is
W	 2$L	 4BL e-2a
T51	 Tr
2a 
10 (a)
Where
.	 1	 .
c = --	 and Q is the standard deviation in
(27rcf) 2
la
r
I
I
a1
^a
5	 '
I
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4.0
	
Carrier Tracking Loo]2 Design, interface, and Effects
on Coded Performance
This section presents the investigation of the effects
of the carrier tracking loop on overall system performance.
Acquisition and coded error rate performance with nonideal
bit synchronization are considered for Costas and decision-
directed carrier tracking loops.
4.1
	
Loop Modeling
Figure 4.1 is the block diagram of a Costas tracking
F
loop. m(t) represents the antipodal modulation, S is the
3
signal power and n(t) is wideband Gaussian noise of one--
sided power spectral density of No . c(t) and ns (t) repre-
sent independent in--phase and quadrature noise components .
of one-sided spectral density No. The in--phase and quad±
nature channel filters have a bandwidth, W, as narrow as
possible without. significantly attenuating the signal.'
The output integrate--and-dump (I & D) is part of the bit
I
synchronization system.. For the system of Section 3, this 	 I'.
integrates over 1/8 of a channel symbol time. j
A mathematical model of. he Costas loop of Figure
4.1 is given in Figure 4,.2. The T & D circuit following
the cpsine channel, falter suggests the : possibility of
Combining the.'two. For example,'the in-phase and q"drature 	 ^
_ & D
Bit Sync
Input
Samples
	 1	 ^	
..'..:-.- ^
	
^	 ^	
^"..^	
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VI
channel filters could be replaced by I & D circuits like
that used at the input to the bit synchronization syste'^L-
However, the bit synchronizer input I & D only integrates
over 1/8 of a channel symbol tame. Thus its noise band-
width is 4/TS
 where T5 is the channel symbol time, This
F
is a much wider bandwidth than is required. Narrower'
bandwidth filters can be simulated by replacing these 	 j f
z^
filters by I & D circuits over 1/8 of a channel symbol
time foZl_owerl by di_Qi i-al_ fi l-tPrfi as shown in Fianre 4-3a.
-	
-	 -	 !J.	
-

^li	 ±
02i
ca
i
_^	 wry	 ^.
i	 ^µ.
nci and ns. are independent zero mean, variance = 1 Gaussian random variables.
Figure 4 . 4 Digital, Model of a Second Order Costas Loop with 2n-Phase and
Quadrature Channel. Matched Filters
2E
tsN=Ns+1
0
(4.3)
Before proceeding to simulation results of this
nonlinear system, it is helpful to consider the linearized
model of this loop. This model can be used to obtain
coarse estimates of some of the loop parameters. To
obtain the linearized model, first replace the in-phase and
quadrature channels and the multiplier portion of the loop
by the equivalent form of Figure 4.5 where N
2E
N = N
o s m  [nc i sin ^i + nsi cos $i] + ncinsi (4.2)
is a noise term with zero mean and variance
Assuming small phase errors and a small loop bandwidth,.
produces the linearized model of Figure 4.6. This model is
now in the form of a linear digital phase--locked loop. A
linear analysis of such a system is given in Appendix IV.
in this appendix the inverse of the phase error variance
is shown to be
E IN
a = Cr2 = 
BLT s o	 1No	 (4.4).
`	 1+2E s
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Figure 4.5 Model for the Error Detector Part of the
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where
2E
 
1 (
B  = ^ N
	
K + a
0
(4.5)
The decision-directed tracking loop considered is
similar to the Costas loop, the only difference being that
a limiter is added at the cosine channel multiplier input
(see Figure 4.7). in the absence of noise this multiplier
input now just removes the signal modulation. The error
detector can be modelled as shown in Figure 4.8 where
N = Yi nsi
	
(406)
is a noise term, y i is a random variable
+1 if modulation removed correctly
y i =
	
	
(4.7)
1-1 otherwise
and
P + i = Pr {yi = 11	 (4.8)
P-i = Pr Tyi = -11	 (4.9)
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+1 if modulation removed correctly
--1 otherwise
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Figure 4.8 Model for the Error Detector Part of the Decision-Directed Loop
}sti
The noise tern has zero mean and its variance is equal
to the variance of nsi.
For small phase errors and narrow loop bandwidths
P
	 N-- cos c¢i	Q
S
	
(4.10)
0 
	 )	 -
where
Q {x} =
f
CO
x	
exp (-- 2) da	 (4.11)
 2Tr
and the linear model of Figure 4.9 results. The phase
error variance can be obtained using the results of Appendix
IV.
Table 4.1 summarizes the linearized performance of
the Costas and decision-directed loops. This table also
gives the corresponding quantities for all analog loops.
These quantities can be obtained by arguments similar to
those just given for the loops with the matched filters.
The bandwidth W of analog loop filters are assumed not to
significantly attenuate the signal. The table entries for
the digital filter model of the in-phase and quadrature
channel filters can be obtained from the analog loop entries
with W equal to the noise bandwidth of the digital filters.
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Table 4.1 Summary of Linearized Carrier Loop Performance
tr	 ..
r
4.+
Ess 72 20  radians
BL
For all of the types of loops summarized in Table 4.1,
the damping coefficient, loop bandwidth, and steady state
phase error due to a doppler rate of Rdop Hz/sec are
4a	 (4.12)
BL = PK4+ a	 (4.13)
and
Ess = 27TRdop — 2^ 
4^ 8
 + 1 2 Rdop radians	 (4.14)
aKP
BL
respectively. in all of the simulations which follow,
-
1
-h dam in c -F-P;' e t wn. set at 1/'/5	Far this dampine	 p g oe c^ n	 s	 g
sir
{
coefficient and a doppler rate of 4.1 kHz/sec the steady 	 !
state phase error is
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4.2	 Carrier Tracking Performance
4.2.1 Phase Ambiguity Resolution
The carrier tracking loops described in the previous
section all have stable operating points every 180 degrees.
So the bit synchronizer input samples could have the wrong
polarity. This phase ambiguity can be resolved by using
differential encoding with a transparent convolutional
code or by using a nontransparent code and changing the
polarity of the input samples when the Viterbi decoder
metrics sense that the polarity is wrong. Both of these
techniques have been employed in LINKABIT decoder implementa-
tions.
With the first method, differential encoding is
employed before encoding with a transparent convolutional
code. Transparent convolutional codes have the property
that the bit-by-bit complement of a code word is also a
code word. Such a code must have an odd number of taps on
each of its mod-2 adders. Then if a data sequence generates
a certain code wordy its complement will generate the
complementary code word. Five of the 17 different non-
catastrophic K = 7, R = 1/3 convolutional codes with the
maximum free distance of 15 are transparent (Ref. 4.11). The
polarity inversion is finally corrected by only considering
bit transitions out of the Viterbi decoder. Differential
-74-
1
i^
r...
encoding does cause a small degradation in the bit error
probability performance. For example, an isolated bit
error would cause two differential encoding bit errors.
However, since Viterbi--decoding errors usually occur in
bursts, differential encoding increases the bit error
probability by considerably less than a factor of two.
With the second method, a nontransparent convolutional
r'
-F code is used.	 Then if the polarity is wrong, the resulting
word does not correspond to a valid code word. 	 Thus the
Viterbi decoder metrics will not increase as fast as when the
polarity is correct.	 The metrics can easily be monitored
to detect this condition. 	 This method avoids the small
± differential encoding degradation of the other method.
The encoder/decoder which is described in Section 2 and which
was used to obtain the simulation data of this report uses
this method.
4.2.2
	
Theoretical Carrier Tracking Performance
A constant phase error of	 will degrade the received 4}`
2
energy-to-noise ratio by cos
	
(Ref. 4.2).	 Since the phase i	
<t,
error is being tracked in the presence of noise, the phase I
error will be a function of time.	 .However, when the data. ^	 I
rate is much Larger than the carrier loop bandwidth, which is
the case for this application, the phase error will not vary
F y
5
j
!Is
;I
k'F17 n n7TT
significantly over many bit times. The Viterbi decoder
output errors will occur in bursts, but at bit error pro-
babiliti^s in the range of interest, the bursts are very
rarely longer than a few constraint lengths. So assume
that the phase error is constant over the length of most
error bursts. Then the mean error probability is
p (0) P
	 N
b cos t	 dO	 (4.16)
o
where p(f) is the probability density function of the phase
error and PE (Eb/No) is an expression for the zero phase
error, bit error probability curve. For a first-order and
to a good approximation also for a second-order loop the
phase error density function is (Ref. 4.3).
F
9
ea cos ^
PM - 27rIo (a) +	 a » 1 (4.17)
where a is the lrop signal--to-noise ratio of Table 4.1.
Substituting (4.17) into (4.16)  anf performing the integration
yields the average error probability. The results are shown
in Figure 4.10 for a K = 7, R = 1/3 system with ideal bit
timing.
a
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One might conjecture that the bit error probability
curve with nonideal bit synchronization of Figure 3.9 could
	
=^a
be used to obtain the performance of the system with non-
ideal carrier tracking as in Figure 4.10. Such a set of
curves were obtained. However, they proved to be better
than the simulation results indicated. This discrepancy
can be explained by noting that the bit timing and carrier
tracking degradations are not the results of independent
events. A bit timing error will cause the T & D circuits
to integrate over the wrong time intervals and thus reduce
the effective Eb/.a` available to the carrier tracking loop.
Similarly a phase error will degrade the performance of
Ili
	 the bit sy^,chronization loop.
4.2.3 Carrier Tracking Performance Simulation
Figure 4.11 shows the simulated performance of the
EK	 coded system with both carrier tracking and bit synchro-
nization loops implemented. A 160 Hz loop bandwidth bit
f
synchronizer was used. The carrier tracking loop used the
decision-directed technique with either matched filters or
digital filter models for the in-phase and quadrature
channel filters and a loop bandwidth of 640 Hz. This
carrier loop bandwidth was selected large enough to
obtain a small steady state phase error but small enough
-78-
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to make the probability of loss of lock very small. From
Section 4.1 the steady state phase error due to the maximum
expected doppler rate of 4.1 KHz/sec was shown to be
7240/B2 radians. The 640 Hz bandwidth makes this error
insignificant. Simulations also showed that the probability
of loss of lock with this bandwidth is very small. In
1=,
all of the simulations at this bandwidth the loop never
lost lock.
The curves of Figure 4.11 show that the combined
carrier and bit timing tracking degradation from that of
the ideal tracking case can be maintainE. s at reasonable
values. For the set of loop bandwidths used here, the
total degradation varies from 0.6 to 1.3 dB for Eb/No
ratios from 2.5 to 0.5 dB, respectively, for the matched
filter model case.
The single delay digital filter in the I and Q
channels, which closely approximate RC analog filters,
were simulated with an optimum noise bandwidth of 1.6/T a.
°
	
	
This model produces a somewhat larger degradation than the
matched filter model. In fact, to obtain the same error
probability performance as with the decision-directed
matched filter, the loop bandwidth had to be reduced to
160 Hz, from the 640 Hz used in the latter case.
11
I	 -g°-
4.3
	 Combined Carrier and Bit Timing Acquisition
Acquiring carrier tracking within a reasonable
amount of time with a doppler offset of 55 kHz requires
either a large loop bandwidth or that the loop be stepped
or swept through the frequency range of uncertainty.
Simulations have shown that the carrier loop bandwidth
cannot be increased very much above 640 Hz without occasionally
losing lock. So in the requisition simulations reported
here the loop bandwidth was fixed at 640 Hz.
0-
Before proceeding to the moderate-to-law Eb /No
simulation results, it is helpful to examine the performance
of the system at high signal-to-noise ratios. Figure 4.12
shows a typical time plot of the bit timing and phase
errors for large signal--to-noise ratios. The data for this
figure was obtained with an initial bit timing error of
1/4 of a channel symbol time and the maximum expected data
frequency error of 108 Hz and a carrier frequency offset
of 860 Hz. This assumes that the VCO would be swept
through up to 64 steps of 860 Hz each in order to acquire:
a carrier whose initial uncertainty is 55 kHz. Carrier
and bit timing loop bandwidths of 640 and 864 Hz, respect-
ively, were used. The data for this figure and for all of
the acquisition simulations reported here were obtained
with the decision-directed loop and the matched filter type
of in-phase and quadrature channel filters.
p
^1 k
4.
1	 '^
^; F
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Figure 4.12 shows that the bit timin g; loop pulls in
very fast even though the carrier loop is still slipping
cycles. This can be explained by noting that a fixed phase
error ^ reduces the bit synchronizer effective E b/No ratio
by the factor cos t a. Since the carrier loop is still slipping
cycles the phase error sweeps through the complete 2fr radian
range producing an average degradation of 1/2 in the
effective Eb/No ratio. At Large signal-to-noise ratios this
degradation is not enough to seriously increase the acquisiton
time of the bit timing loop. However, it should be considered
at small signal--to-noise ratios. with the exceptions that
more cycles and bit times are slipped and a longer acquisition
time is necessary, the general behavior shown in Figure 4.12
also occurs at lower signal--to-noise ratios.
Table 4.2 gives the combined carrier and bit timing
acquisition of this system for several Eb/No ratios and
for carrier acquisition methods in which the 55 kHz uncertainty
is searched in either 64 or 512 steps. The data shows that
for Eb/No ratios of 2.5 dB or more, which corresponds to a
coded tracking bit error probability of 2 x 10
-3
 or less,
acquisition can be achieved in a few seconds.
--62-
CA.
II
N
t~'
Rf
ro IT
ro 2
0
0
u
ca
m0
+d
.c
a
ra
Qj--^
C	 2
W $4
1	 U ,
-n
0
bol
..,^..—
	
_ —
	 Y®ARaw	 ^±'!	 min-lid	 C`i N	 Y ... . J	 f	 9	 1
Carrier Loop Bandwidth = 640 Hz
Bit Synchronizer Loop Bandwidth = 864 Hz
Channel Symbol
9	 200 1500	 l 00	 2100 2400	 2 (^^" '-~ ^}a9 ^3 -00	 ­3
Figure 4.12 Combined Carrier and Bit Timing Acquistion Performance for
Eb/N0 = 30 dB
c
V
t;
0
^a
.rj E4
E4 o
4J
 Ei
i>1
..^.«.	 _ ^^.---.^,i-+.–+rte-^f'^'+-`—r.+^.na^+s	 ^.,^-.	 .. __	 ..	 ^	 .a •	 -
WON
i
cofA
i
EbIN O
in dB
Carrier
Frequency
Offset
in Hz
Mean
Aquisition
Time
in Seconds
Number
of Searc::
Steps Necessary
For a ± 55 kHz
Uncertainty
Total. Acquisition
Time for a ± 55 kHz
Uncertainty in
Seconds
30 860 .0167 64 .107
5.5 860 .0487 64 •312
2.5 860 .0562 64 .359
30 108 .00261 512 .1335
5.5 108 .00340 512 .174
2.5 108 .00556 512 .285
Carrier Loop Bandwidth = 640 Hz
Bit Synchronizer Loop Bandwidth = 864 Hz
Table 4.2 Summary of Combined Carrier and Bit Timing Acquisition Performance
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5.0
	
Spread Spectrum Modulation and its Effects
Originally the TDRS-to-ground (forward) link included
a PN spread spectrum modulator/demodulator (see Figure 5.1)
to reduce the energy density per unit bandwidth impinging
on the earths surface (Ref. 5.1). This energy density
reduction is no longer required. So this study effort has
been redirected to examine the performance of the PN spread
spectrum system in a multipath environment.
For a Large number of PN chips per channel symbol,
the multipath channel performance can be estimated as
follows. Assume that the PN sequence is synchronous with
the data sequence and that the number of PN chips per channel
symbol, m, and the indirect path delays are integer multiples
of the PN chip time. This assumption si.mplifi,es . the analysis
and for large m has negligible effect on the result. Then
from Figure 5.1 the demodulator output for a positive
transmitted channel symbol after demodulation, correlation
with the local replica of the PN sequence and matched filtering
is
X = vrS-
 Ts [1 + m 1 aiyi cos wo-r z I + n	 (5.1)
i
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and
ST 2	 N T
cs =^ ( ai cos WOTi) 2 + 2 si
(5.4)
where n is a Gaussian random variable with mean zero and
variance
N T
an	 2 s
	 (5.2)
and the y i are random variables equal to the number of
agreements minus the number of disagreements in comparing
the polarities of.the delayed received sequence and the
demodulator LAN sequence= over the m components corresponding
to the given symbol integration time. For a large number
of PN chips per channel symbol and different indirect
path delays the y i are approximately independent random
variables with zero means and variances m. Thus the mean
and variance of X are
r T
	 (5.3)
S
The ratio is
_gg_
I3E2
	
2ES	 Z
6X Y No	 2E 	 ai cos W,T j)
l + s iN	 m
0
Comparing (5.5) with the corresponding ratio without
multipath (i.e., a  = 0 Vi), shows that the multipath
signals cause an effective degradation of
(5.5)
2E (I ai cos w0Ti} 
2
loss = 10 log 1 + N b	 N0
dB (5.6)
where Eb/NO is the information bit energy-to--noise ratio
and N = m/RN = 3m is the number of PN chips per information
bit. Equation 5.6 is valid for coded or uncoded operation.
However, for a fixed bit error probability coded operation
requires a smaller Eb/N0 ratio and thus has a smaller
degradation due to multipath signal;.
To obtain a more accurate estimate of the performance
of this spread spectrum system, especially when there are
only a few PN chips per information bit, a simulation
program was written. Figure 5.2 shows the results of these
simulations with one indirect path with(a cos w0-r) = l and
a delay of two PN chips. It is apparent that with a
bandwidth expansion of 16 over that required with rate
1/3 channel coding, the Eb/N0 loss due to the indirect path
can be reduced to about 0.6 dB at the moderate-to-high error
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rates where simulation data was obtained. Based on (5.6),
even smaller losses are expected at smaller bit error
probabilities.
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6.0	 Conclusions
This design study of a coded digital transmission
system has established the tracking loop parameters required
to maintain error probability performance curves 7ithin
approximately 1 dB of the ideal achievable by a K=7 R=1/3
convolutional encoder-Viterbi decoder with perfect bit and
carrier tracking. It has been established, partly theoret-
ically but mostly by simulation, that this performance can
be achieved by using a bit synchronizer for Bl^-L modulation
and a decision--directed carrier tracking loop utilizing
matched filters, which derive symbol timing from the bit
synchronizer; the required loop bandwidth for the bit sync-
hronizer and the carrier loop are respectively 160 Hz and
640 Hz. The degradation introduced by either loop is less
than 0.5 dB. To achieve the same performance with a
Costas carrier tracking loop, the loop bandwidth had to
be reduced by a factor of 4.
Acquisition for both loops can be achieved within
.06 sec. even at Eb/No ratios as low as'2.5 dB (ES /Na
-2.3 dB). For the acquisition simulation, the bit synchroni-
zex loop bandwidth was widened by a factor of 8, while the
carrier loop VCO was swept across the frequency uncertainty
band. Attention was also devoted to a pseudonoise spread
spectrum modulation technique to reduce the detrimental
effects of multipath.
In the course of this study, it was found that proper
design of interfaces between modules can.significantlsr
improve performance; in particular, the bit synchronizer
-93-
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timing can be used to implement decision-directed matched
filters in the carrier loop, and the channel quality (metric
increase) indicator in the decoder can be used to resolve
bit synchronizer and carrier loop tracking ambiguities.
This study has of necessity been limited to consid-
eration of only a limited range of parameters, loop band-
widths, and acquisition strategies. However, a simulation
capability has been developed which is available for invest-
igation of other ranges of parameters and variations in
tracking and acquisition techniques, and thus can be utilized
for further study of any proposed communication techniques
for this or similar missions.
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APPENDIX I
PERFORMANCE ANALYSIS OF TYPE A AND B
. TIMING-ERROR DETECTORS
The analysis of the error detector shown in Figure 3.2
is based on observing that the two reference waveforms (bit
detector and gate) are orthogonal to one another. Consequently,
the Gaussian variables at the integrator outputs, X and Y,
are independent. Thus the first and second moments of their
products are just the products of the individual moments.
That is, letting R  = XY, we have
E (R B) = E (X ) E (Yk )	 (I.1)
and similarly if RA = (sgn X)Y
E (RA) = E ( sgn X ) kj E ( Yk )	 (r.2)
(1.1) is used for the Type B soft decision bit
detector, while (I.2) is used for the Type A hard decision
case. Figure 1.1 shows the input and reference waveforms
both when no inter-bit transition occurs and when it does
occur, for a timing error of a fraction rt of a symbol	
1
period. From this it can be seen that when no transition
occurs, the X and Y outputs have normalized means, respectively.
y
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(AT) -iE(XJno trans) = (1-2T),	 0 < T < 1/2	 (1.3)
(AT) -lE (YIno trans) = 2T for 0 < T < 8	 (1.4)
26 for 6< T< 1/2 - 6
1216(1-a)  + a (-1/2-T) j for 1/2-6 < T < 1/2
A
a(T)
where 6 = A/T is the half widthof the gate normalized by tha
symbol time. When a transition occurs at the leading edge,
(AT) -1E (X l trans) _ (1-4T) ,	 0 < T < 1/2	 (1.5)
(AT) -tE (Y i trans) = 2T (l+a) for 0 < T < 6	 (I.5}
26(1+a) for 6 < T < 1/2-6
12(1/2-T)  (1+a) for 1/2-6 < T < 1/2
A
= ^(.0
The variances of X and Y under either condition, due only to
the input white noise, are
Var(XItrans) = Var(Xino trans) = N0T/2
Var(Yltrans) = Var(Ylno trans) = No 6(1+a 2 }	 (1.7)
Also since sgn X = _1 if X < .0 r then it follows from (1.3) ,
(1.4) and (1.5)
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E ( sgn X) = Pr (X > 0) - Pr (X < 0) = 1-2Q [E (X) / ar X]
where
fc* e-z2/2
Q (Y) --	 dz
y /2 Tr
^f
Thus
i
E (sgn XIno trans) = 1-2Q 2A 2 T/No (1-2T)]
E(sgn Xitrans) = 1-2Q[ 2A 2 T/No (1-4T)	 (T.8)
From (1.2), (1.4), (1.6) and (1.8) if follows that for
the Type A detector the mean output (error detector character-
istic) is
ATgA (-r)	 E [ RA (-r) ] = 1/2 [E ( sgn X j no trans) E (Y I no trans)
+ E(sgn Xltrans) E(Yltrans)]
AT T [ (1-2Qj,^—D/No(1-2-r)7)+(1+a) ( 1 -•2Qj 2(1-4T) ] )]
	
Z
for 0 < T < 8
d [ (1-2Q[ z No( 1 -2T) ] )+(1+a) (1-2Q[4 2^(1-4T) ] )
for 6 < T < 1/2-$	
i
^i
1
[ 6 (1-a) +a (1/2--T) ] (1-2Q [/2E /Ii.- (l-2T)))
1+	 2-T 1+a 1-2	 2	 1-4T	 for 1/2- 6 < T < 1/2(t	 )(	 )4	 Q[	 / o f	 )]1
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(1.9)
where E = A 2 T is the symbol energy. Since (sgn X) 2 = la
it follows that the normalized second moment is
E [RA(T) = N S (1+a 2 j + 1 /2 [E (Y ^No trans) ] 2 + 1/2 [E (Y trans) ] Zo
Thus the variance is
Var RA ( T ) = E [ R2 ( T )]	 E [RA(T} 2
= NT6(1+a 2 ) + A2T2 [^p. { T ) --gA2o	 {T)
	
= N TS (1+a 2 ) 
11+ II /No 	 2[ £ (T)-g (-E
	
6(1+a 2 
	
A	 A
eA 
N0T6 (1+a2)hA(T)
where
R,A (T) = 2T 2 [1+(1+a) 2 ] for Q < T < 6
26 2 [ 1+(l+a) 2 ] for V< z < 1/2-6
2[6(1-a)+a(1/2-T)]2 + 2(1/2-T) 2 (1+a) 2
for 1/2-6 < T < 1/2
(1.14)
l
(I.11.)
^f
.I
_I
o}
For the Type B detector, similarly,
(AT) 29B = E [RB (T) ] = 1/2 [E (X j trans) E (Y ( trans )
+ E (X no trans) E (Y [ no trans) ]
= (AT) 2	 T [ (1-2T)+(1+a) (1- •-4 T)
 } for 0 < T < 6
8 [ (1- 2T)+ (1+a) (1 -4T) ] for 6 < T < 112 -6
[6(1-a)+a(1/2-T) } (1-2T)+(1/2-T) (1+a) (1-4T)
for 1/2-6 < T < 1/2
	 (1.14 )
Var [ RB (T)] = E[RB2 (T)]	 E[RB(11
1/?.	 A 2 T2 (1- 4-T)2+`3^T A2T2a2 (T)+NoT6 (1+a2)
aL
T
+ A2T2(1-4T)2+ 
'V	
A2T252(T)+NoTS(1+a2)
--A4 T4 g 22 (T)	 ('1.x3 )
where a (T) and R(T) are defined in (I.4) and (1.6). This can
be written as
rror^
Var [ R 'S (T)} =	 o	 h$(T)
2
where
1+N^ (1 - 2T)
. 
2 1+N a 2 (T) 20	 o 6 (1+a )
A1	 2hB (T; = 2 +^1+^ (1-4T}2
111410
	 (T2o 
	
6(1+a d)
E 2 9B (T)
-4 N o
	 S (1+a 2 )
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Now since the successive detector outputs are in-
dependent, either loop may be modelled as shown in Figure 1.2
where the noise cource is white with variance given by
(1. 10) or (1.13). Based on the techniques developed in Ref 3.5
andMit follows that the steady-state probability density
of the timing error T is given by
1
t
i
n(T) =
1/2 
exp [-_f(T)]/h(T)
-
exp [--f (x) ] /h (Y) dx
-1/2
(1.15)
where
f (-C) = 2 T E [R(x) ] dx = c jT g (x) dx
K 
o 
Var [R(x) ]	 o h (x)
where g(T) and h(T) are defined by (I.9) and (I.10) for Type ^.
and by (I.12) and (1'.14) for Type B. Thus for a Type A loop
2AT	 E/N D
A KND TS (1+a 2 )
	
2(B L T) S (1+a2)
• - --. _. _... --- where
	
- - -	
• ---•..•--- -	 __.__...
	
_	
.. ^^
_ KAT
BLT _ 4
while for a Type B loop
{2AT)2 (fir/NQ)
L
CB _
K (N0T) 2Q (1+a2)
_	
(BLT) 6 ( 1+a2)
where
K (AT) 2
BLT
_	
4
B,, is the loop bandwidth which is proportional to the loop
gain. Note that this proportionality depends on A for Type A
loops and (AT) 2 for Type B.
_
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1
Reference for Bit Detector X
4	 T/^	 T
^	 ^	 I
o	 i	 IT
a	 T/2	 Reference for G, .te Y
,I
input Signal: No Transition at TT
TT	 j	 T/2+TT
I	
I	 -
T.
Fi.gur ,-- I.I. Reference Waveforms for Typos A and B Loops
	 s
-- 3 t^ l
Pn (,r)	 E [n (T) I = o var [n (z) I = var [R ( ,r) I
T
INOWI I
ri..ure 1.2.. Exact Mode. of Type A and B Loops
jI)1^
t
S
s`
k
P
f1.
f^
,r
I	 r-t
Note that in the linear region (where g(x)/h(x)  z x) the
exponent becomes approximately CT 2/2 so that C-1 is the
approximate variance. Thus for high signal-to-noise ratios
_	 N B
cA zCAl = °2L [2 6 (1+a 2 ) lA
2	 -1 _ N 0 B L (26(1+a 2) )
0B CB r A2 	 2E/N0
Plots of g( T )  and Tr ( T) are given in Figures :3.4
and 3.5 for some specific values of the parameters.
The average bit error probability is obtained by
averaging the conditional PB(T) by the density Tr (.-r) 	 Thus
1/2
P  = -
	
P8 (T) '(r (T ) d T
1/2
1/2 J
-1/2
{Q[ 2	 (1-2T) l + Q[ 2(1 -4 T) ] ) Tr (T) dT
(1.17)
The conditional P B (T) expression fo.ilows from the fact that
the signal energy is E(1-2T) when no transition occurs and
E(1-4T) when it does occur. Plots of P  are given in Figure
^.6.
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APPE14DIX II
Binary convolutional codes with a guaranteed minimum density
of code symbol transitions.
Assuming random zeros and ones from a data source,
the average density of zero--one or one--zero transitions in
the data stream will be .5 transitions per bit.
	
If one is
interested in worst case transition densities however, the
all zeros or all ones sequence yields no transitions at all.
In communications systems which derive bit timing by observing
transitions in the received baseband . modulated data, a de-
crease in the density of transitions results in an increase
in bit timing jitter.
1I The use of linear binary convolutional or block codes
does not solve the problem either.
	
The all zeros data sequence
U_ always results in an all zeros code sequence with contains
no Iransitions.
	 In addition, for so called "transparent"
codes, the all ones data sequence produces an all ones code
sequence - again no transitions.
Fortunately, in most cases transitions can be guaranteed
1 '
by simple bit--by-bit inversion cf cne or more of the parity
re symbol outputs of the encoder, and reinversion at the re-
- ceiving end prior to decoding. 	 For example, with a rate
1/3 code, one of the three parity generator outputs may be
inverted.
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Inversion of one or more of the code symbols makes the
code nonlinear, but the code distance properties -- hence the
coding performance -- does not change.
A convolutional encoder, being a finite state machine,
has an input-output relationship which can be described by a
state diagram.	 For example, the state of a rate 1/n code is
the contents of the first K-1 encoder shift , register s :ages,
where the code constraint length is K.
	 Sets of n code symbols
are assigned to each state transition corresponding to the n
encoder outputs produced for the given state transition.
1 The density of code symbol transitions produced by
L information bits is the numt,-er of code symbol transitions
in a given L state path in the state diagram,- divided by nL.
The minimum den sity L state path is that path containing the
minimum number of symbol transitions. 	 For a given code it is
_. possible to determine the symbol transition density of the
minimum density L state path as L approaches infinity.
	 As 
long	 s this transition density is non-zero 	 we cang	 	 ,	 guarantee
IJ
a minimum density of code symbol transitions regardless of
the data source output sequence. 	 Furthermore, the minimum
transition density code sequence is periodic with period less-
than n2K . The periodicity guarantees that it is impossible to
have a long span of code symbols with transition densities
It
less than the minimum average density.
.1 i.
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As an example, for the K = 7, rate 1/3 code given by
Odenwaider (Ref. 3.7). and one parity generator output comple-
mented, the minimum density of code symbol transitions is
v22, or two transitions per 9 code symbols.
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APPENDIX III
Lock Detector Statistics
111.1 Detectability of T&-ick -Indica'k ion
The lock detector described in Section 3.6-'forms the
magnitude of the bit detector output and accumulates it over
N symbol times. In additive white Gaussian noise, when per-
fect lock is achieved, the mean value of the magnitude of
the bit detector output is
CG
i	 E Ix
	
1 2/2dxIx e,^ ^ ^ ^ - (x- 2E/No)
2r W
-E/No + EE 1-2 (F20B
I r e
	VN	 Q0
there Q is as defined in Appendix I and the noise variance
is normalized to unity, without loss of generality. Now for
small E/No , this becomes approximately
')E Xl =	 1 + 2No
in the out of lock condition, the bit detector
responds essentially only to noise. Then its magnitude
per symbol has mean
E  Xo 
=n
^a
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tThe second -moments . in the two cases are
z	 1	
Co
E 
	
z	 1zXi
	— 27r 
	
e— X— 2E/N© 1 /2 ! Ix,
1	 ///	 dx
}
1 + NEO
and
E I Xoj' 2=
	
[xl z e-.,C
	
dx2 zr
	
!	 1
gh4s the respective variances are
R !I ..rte	 .. ^. . 
VAR(Ix 1 1) ' = E(Ix 11 2 ) - (EIx 1^) 2
 = 
^1 -
	 + NE l -
I	 O
- for
	
<< 1O
and
F Spar (Ixo1) = E(IX O I 2 ) - (EIX O D 2
Tf
For the false alarm and detection probabilities, based.
on the accumulated sum over N symbol times, classical radar
techniques (Ref. 3.11) The key parameter is the detectability.
defined as
D= (R E 1 X,11 - N E Ix-o1' 
z
N Var IX0
-- 2 2E N }2Tr	 o N	 E/No <<
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111.2 Ambigious Lock
For ambig-idus lock determination, as described - w
in Section 3A , we compare two bit detectors displaced by
1/2 bit from one another. The correct position will have
mean as before
a
while the incorrect (ambigious) lock position will have
mean
	
E X^	 ^ (1 + E/No
since its effective energy will be only half as large
(since with random data it responds to signals only half
as often). Then the probability that the accumulated
incorrect (ambigious) lock detector output will be greater
than the correct accumulated output is
N	
N
	
P^L	 Pr	 X i	
<	 Xa
Q
	
N(EIX1I - EiXa1)2 /[2-(4/Tr)]^
where EIXI I- E I Xa. I =!	 2/7 (E/No)
And approximating Q(X) W< 
1
2 e
-X2
/ z
we have	 - 	 2
1	 2 ( 2)	 N O	 random data)Pa 2 e
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If the data has only 10% transisions (worst case
to be assumed), then
EIX&I = n 1 + 109E
	
(worst case)
NO)
,ohich results in choosing the incorrect lock position with
probability	 z
_	 N	 11 E
Pa	 e 2	 10 No	 ;worst case}
At E/No = -5dB, this means that the number of symbols
accumulated must be made at least
N 2 246
	
(worst case)
in order to keep P a < 10-5.
In contrast with random data, at the same SNR and for the
same Pa , we need only
N: ? 203 	 (random data)
The probability of ambigious lock is actftally smaller
than P a , because not only must IXa I be greater than 1X1[,
but in addition Ix a l- IX1 1 must be greater than some thres-
hold, as described in Section 6.
a `
i u
APPENDIX TV
LINEARIZED MODEL ANALYSTS OF A
DIGITAL PHASE-LOCKED LOOP
This appendix contains an analysis of the linearized
digital phase--locked loop of Figure IV. I. Stability criteria,
the phase error due to deterministic inputs, and the phase 	
1j
error variance due to noise are determined.`
IV.1 Stability Analysis
Figure IV.2 gives the Z-transform model of the
tracking loop of Figure IV.I. The closed-loop transfer
function of the linearized model is
H(Z) = F(Z)
1+PF (Z ) s
K'PZ
-1
[1-(1-a')Z-1)	 (IV.I)
1-AZ
-1
 + BZM2
A
where	 j °N
A = 2 -- K'P	 (IV.2)
B  (IV.3)1 - (l-a')K^P 
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Independent Gaussian Samples
Mean = 0
Variance=2
N	
N
Figure IV.l.
	
Linearized Digital Second Order Phase-Locked Loop Model
N(Z)
a1(Z)
I
N
to
OEM
Figure IV.2 Z-Transform Model of a Digital Phase-Locked Loop
5S
{{
For stability, the poles of the closed-Loop transfer function
must be within the unit circle. Figure IV.3 shows the loci
of these poles as the loop gain K I P is varied. This figure
is drawn for 0 < a' < 1 which can be shown to be necessary
for stability. Both poles are at +1 when K I P = 0. As
K I P increases they split and follow the circle shown. At
K I P = 4a', the poles remerge and with further increases in
K I P one approaches +1 and the other approaches -m . Thus,
the system is stable if and only if
0 < a' < l
	 (IV. 4)
0 < K
I
P < 2^a	 (IV. 5)
We assume that these equations are satisfied throughout this
f
appendix.
The stability criterion of a first-order loop (a' 0)
can be obtained from Figure IV.3 or Equation IV.5 with a'= 0.
In this case the system is stable when 0 < K I P < 2.
IV.2 Deterministic System Response
Since this is a linearized system we can treat the
effects of the signal and noise inputs separately. Thus,
the phase error response to an arbitrary phase and frequency
input k = a + k^ is
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Figure -.K1.3 Root Loci Of a Second-Order Digital Phase-Locked Loop;
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Io'
^s (Z)	 =	 C1	 -	 H (Z) ]	 @ (Z)
(1-Z-1) 2	
_ Iz	
+	
OZ
-1
1-AZ -1 + BZ
-2
	1-Z-1	 (1-Z-1)2
_ a +	 (a_a) Z	 (IV. 6)
1-AZ
-1 
+ BZ
- 2
1
The sequence of outputs corresponding to (IV.6) can be
F
A
^. obtained, but it depends on the location of the closed-loop
' poles and the general expression is uninformative. 	 However,
! the final value can be obtained as
i
= lim$s (k)	 lira	 (1-Z - ^) s (Z)	 = 0	 if a'K'P # 0
k-)-co	Z-}1
s ^, So, as expected, this second--order loop can track phase and
j 1
frequency inputs with zero steady-state phase error.
^ v
For a first-order  loop (a' = 0) H (Z) reduces to
-K' PZ
y- H ( Z )	 W	 (IV.7)
1+(K'P-1)Z
and the r•ssponse to a phase and frequency input is
a
-1
1+(K I P-1) Z 1-Z
,..,E
t
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Solving (IV.8) for the sequence of phase errors gives
a	 k = Q
^ s (k) _ j
	
	 (TV.9)
(a - K^p) (1-K'P) k + KIP , k > 1
Since
lim ^ (k) = KIP
k-)-co
a second-order loop is needed to track frequency inputs.
IV.3 Phase Error Variance
The transfer function from the noise input to the
phase error signal is - H(Z)/P. So the effect of noise alone
is to produce a xAndom phase error ^n with variance
2
Var (`fin) - 0^ .7'" H(Z)H(Z-1) 2i d P2
 [1- (1-a') Z-1 ] [1- (1--a') ZI	 dZ
- CFN (KI)2
	
	
2ni
(1-AZ-1+BZ-2)(1-AZ +BZ2)
Performing the contour integration around the unit circle
yields
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a + KP
4
(IV. 11)
Var (r ) = (72 (K' ) 2	 (1+B) [1+ (1-a') 2 ] -2 (1-a') A
n	 N
(1--B) [ (1+B) 2-A2]
2
	
CF N
	
2a'+K'P(1-a')(2-a')	 (IV.10)
	
- P 2	 (1-a') [4-K'P (2-a') )
By comparison with the corresponding quantity for an analog
loop, the quantity in the large brackets of (IV.10) is equal
to two times the loop bandwidth times the time between
samples.
In Section 4 the time between . samples is Ts , the
channel symbol tune, and
a' = T as
K' = T Ks
Thus
2a+KP(1-Tsa)(2-Tsa)
BL - 2(1-Tsa)[4-TsKP(2-Tsa)]
From (IV.10) and (IV.11) the inverse variance is
P2	 1
a = ^2 2BLTs
N
(IV. 12)
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